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[57] ABSTRACT 
A system for testing interconnects in multi-chip modules 
including a radio frequency resonator having a resonant 
circuit with a relatively high quality factor, the output of the 
resonant circuit being attached to a probe. Electrically 
coupled to the resonant circuit output is an apparatus to 
analyze the voltage signal output. The probe is applied to 
one end of an interconnect. When the probe is applied, the 
resonant frequency of the resonant circuit and the magnitude 
of the frequency response are altered due to the additional 
loading created by the interconnect. Due to the relatively 
high quality factor of the resonant circuit, the magnitude of 
the frequency response of the altered resonant circuit is 
measurably distinct from a predetermined reference magni-
tude at a predetermined reference frequency, thus indicating 
the existence of a defect. Additionally, the type of defect that 
exists is ascertainable by determining whether the resonant 
frequency of the altered resonant circuit is greater or less 
than the reference frequency by examining, for example, the 
phase response. 
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SYSTEM, CIRCUIT, AND METHOD FOR 
TESTING AN INTERCONNECT IN A MULTI-
CHIP SUBSTRATE 
CROSS REFERENCE TO RELATED 
APPLICATIONS 
2 
for an interconnect which is shorted with another intercon-
nect by process of elimination. Also, the difficulty of syn-
chronizing the placement of two probes onto various inter-
connects during resistive testing can be difficult and costly 
5 to achieve. Often times, testing of multi-chip modules 
combines both the capacitive and resistive tests, thereby 
translating into greater complexity, inspection time, and 
equipment cost. This application claims the benefit of co-pending United States provisional patent application entitled"MCM Connect 
Test," filed on Jul. 31, 1997 and accorded Ser. No. 60/054, 
10 288, which is incorporated herein by reference in its entirety. 
Yet another method for testing an interconnect is the 
electron beam test. This test involves charging an intercon-
nect with an electron beam. Thereafter, the interconnect is 
examined for the size of the charge to see whether leakage 
has occurred due to shorts or whether opens exist due to 
discontinuity of the charge through the entire interconnect. 
FIELD OF THE INVENTION 
This invention relates to the field of testing of multi-chip 
modules, and, more particularly, to the testing of intercon-
nects in multi-chip modules for defects. 
BACKGROUND OF THE INVENTION 
The use of multi-chip modules is becoming more and 
more common in the computer industry. A multi-chip mod-
ule is an apparatus that allows the interconnection of several 
integrated circuits without the use of circuit boards with 
large footprints. Essentially, unpackaged integrated circuits 
are placed directly on a multi-chip module and pin connec-
tions are made using interconnects in the substrate. 
15 However, the cost of the equipment necessary to perform 
inspection using this method is so high as to be nearly 
prohibitive. 
Finally, another method to determine a defect in an 
interconnect is by using time domain network analysis 
20 (TDNA). In TDNA, a probe is placed on either end of an 
interconnect and a pulse is propagated through the intercon-
nect. The pulse is reflected from the far end of the intercon-
nect and the reflection is detected. A defect may be deter-
mined depending on the time lapse between the pulse 
25 transmission and the receipt of the reflection. This method is 
inadequate as where a short exists, the pulse is ultimately 
transmitted through two interconnects and a search is nec-
essary to find the interconnect to which the pulse is shorted. 
As a result, this method may be time consuming, and 
30 
necessitates high frequency equipment to generate and 
receive the pulses which translates into significant and even 
prohibitive cost. 
Generally, the construction of a multi-chip module begins 
with a substrate with several connections on one side that 
can be described as input or output terminals. The input/ 
output terminals may be either solder balls or pins. The 
terminals are in a grid formation on the substrate and extend 
through the substrate to metal pads on the other side. An 
insulating material, such as a polymide, is placed over the 
pins and various interconnections between pins are made. 
These interconnections undergo optical inspection for 
defects and are then typically covered by another insulating 
layer. Various connections are brought through this insulat-
ing layer and then further interconnections are made and, 
thereafter, optically inspected for defects. This process is 
generally repeated a number of times, a typical multi-chip 40 
module having up to 8 to 100 total insulating layers when 
completed. Thereafter, integrated circuits are placed on the 
multi-chip module at the appropriate interconnections. Inter-
connections through the various layers make up the chip-
to-chip interconnects of the multi-chip module. 
Consequently, there is a need for a testing system and 
35 method to test for defects in an multi-chip module that 
ensures reliable detection of all defects at a minimal cost. 
SUMMARY OF THE INVENTION 
The present invention involves a system and method for 
detecting defects in interconnects in a multi-chip module 
after the module is completed. According to the present 
invention, the system entails a radio frequency (RF) reso-
nator having a resonant circuit with a relatively high quality 
factor. Electrically coupled to the resonant circuit is an 
45 apparatus to analyze the output. The output of the resonant 
circuit is applied to one end of an interconnect using a probe. 
When the probe is applied, the resonant frequency of the 
resonant circuit and the magnitude of the frequency response 
at the resonant frequency are altered due to the additional 
However, the above process of manufacturing multi-chip 
modules is not without its problems. Often times defects are 
overlooked during optical inspection. In addition, defects 
can occur in a layer after it is optically inspected while 
additional layers are being added to the multi-chip module. 
Consequently, current methods are employed to try to 
detect any such defects that were missed or created during 
the manufacturing process when the multi-chip module is 
completed. One such method involves the use of a capacitive 
meter. Specifically, a meter probe is placed on one end of an 
interconnect and the capacitance with respect to ground is 
determined. However, a capacitive meter employed in this 
manner is limited by its resolution capability. In particular, 
such a meter may have difficulty measuring the capacitance 
of various discontinuities or"opens" in an interconnect. 
Another method entails resistive testing. In this method 
two probes are placed on either end of an interconnect and 
an attempt is made to pass a current through the interconnect 
50 loading created by the interconnect. Due to the high quality 
factor of the resonant circuit, the magnitude of the frequency 
response of the altered resonant circuit is measurably dis-
tinct from a predetermined magnitude at a predetermined 
test frequency which are determined by calculation or by 
55 contacting the probe to an interconnect without defects. 
Additionally, the type of defect that exists is ascertainable by 
determining whether the resonant frequency of the altered 
resonant circuit is greater or less than the reference fre-
quency as determined by the phase response of the altered 
60 resonant circuit. 
The method according to the present invention involves 
the steps of generating a test signal in a radio frequency 
resonator to be applied to an interconnect to test for defects. 
to detect a defect. This method has several problems, 
however, including difficulty in determining whether a short 65 
circuit or a"short" exists between two interconnects. In the 
case of a short, one may perform a time consuming search 
Next, the step is performed of electrically coupling the 
resonant circuit to an interconnect to be tested for defects, 
thereby creating an altered resonant circuit having an altered 
frequency response. Finally, the step of determining the 
6,111,414 
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existence of a defect in the interconnect by comparing the 
magnitude of the altered frequency response at a predeter-
mined test frequency to a predetermined threshold is per-
formed. In addition, the step of determining the type of 
defect is performed in which the phase response is measured 5 
at two test frequencies to determine if the resonant fre-
quency of the altered resonant circuit falls outside of a 
predetermined frequency window. 
parallel resonant circuit 109. The parallel resonant circuit 
109 is electrically coupled to a radio frequency (RF) power 
source 113 which excites the parallel resonant circuit 109. 
The RF power source 113 is, in turn, coupled to ground 116. 
The probe 103 includes a contact point 119 which estab-
lishes electrical contact with an end of an interconnect 123 
in a multi-chip module 126. A voltage output VOUT is 
electrically connected to the probe 106. 
Turning now to FIG. 2, shown is a graph of the frequency Other features and advantages of the present invention 
will become apparent to one with skill in the art upon 
examination of the following drawings and detailed descrip-
tion. It is intended that all such additional features and 
advantages be included herein within the scope of the 
present invention, as defined by the claims. 
BRIEF DESCRIPTION OF THE DRAWINGS 
The invention can be better understood with reference to 
the following drawings. The components in the drawings are 
not necessarily to scale, emphasis instead being placed upon 
clearly illustrating the principles of the present invention. In 
the drawings, like reference numerals designate correspond-
ing parts throughout the several views. 
10 response 133 of the magnitude of the voltage output V oUT 
of the resonant circuit 109 (FIG. 1) when the probe 106 
(FIG. 1) is not in contact with an interconnect 123 (FIG. 1). 
The resonant circuit 109 is advantageously designed to have 
a high quality factor resulting in a very narrow peak 136 in 
15 the output voltage at the resonant frequency w 0 of the 
resonant circuit 109. The quality factor of a resonant circuit 
is defined as the ratio of the resonant frequency w 0 to the 
bandwidth of the resonant circuit. The resonant circuit 109 
is designed to have a quality factor such that the sides 139 
20 of the peak 136 in the resonant circuit output at the resonant 
frequency w 0 have a steep slope. That is to say, very small 
changes in X along the sides 139 correspond to very large 
changes in Y as shown in FIG. 2. 
FIG. 1 is a schematic of a circuit using a resonant circuit 
and a probe for testing an interconnect according to the 25 
Referring to FIG. 3, shown is an equivalent circuit 150 to 
the circuit 100 when the probe 106 (FIG. 1) is in contact with 
the interconnect 123 (FIG. 1). The interconnect 123 acts as 
an equivalent circuit 151 with an equivalent inductance LE, 
an equivalent resistance RD and an equivalent capacitance 
CE with respect to ground 116 as shown. When the probe is 
present invention; 
FIG. 2 is a graph of the frequency response of the resonant 
circuit of FIG. 1; 
FIG. 3 is a schematic of an equivalent circuit when the 
circuit of FIG. 1 is applied to an interconnect through a 
probe; 
FIG. 4A is a drawing showing a defect free interconnect; 
FIG. 4B is a drawing showing an open defect in an 
interconnect; 
FIG. 4C is a drawing showing a near open defect in an 
interconnect; 
FIG. 4D is a drawing showing a near short defect in an 
interconnect; 
30 placed in electrical contact with the interconnect 123, a 
change in the frequency response of the resonant circuit 109 
results due to the loading of the resonant circuit 109 by the 
equivalent inductance LD equivalent resistance RD and 
equivalent capacitance CE of the interconnect 123. This 
35 change in the frequency response includes an altered reso-
nant frequency and an altered magnitude at the resonant 
frequency. 
FIG. 4E is a drawing showing a short defect in an 40 
Referring now to FIGS. 4A-4E, before discussion of the 
nature of the shift of the resonant frequency of the RF 
resonator 103 due to the electrical contact of the probe 106 
onto the interconnect 123, a description of the various 
possible conditions the interconnect 123 which may affect 
the precise shift of the resonant frequency is provided. FIG. 
4A shows an interconnect 123 free of defects. FIG. 4B 
interconnect; 
FIG. 5 is a graph showing the frequency responses of the 
resonant circuit of FIG. 1 when the probe is applied to 
interconnects having various defect states; 
FIG. 6 is a graph showing the phase response of the 45 
resonant circuit of FIG. 1 when the probe is applied to 
interconnects having various defect states; 
shows an interconnect 123 with a complete break or open 
153. FIG. 4C shows an interconnect 123 with a near open 
154. FIG. 4D shows a pair of interconnects 123 with a near 
short 156 between them. The near short 156 establishes a 
capacitive link between the pair of interconnects 123. 
Finally, FIG. 4E shows a pair of interconnects 123 electri-
cally connected by a short 159. Any of the defects shown in 
FIG. 7 is a block diagram showing a system for analyzing 
the output of the resonant circuit of FIG. 1 to ascertain the 50 
existence of and type of defect in an interconnect; 
FIG. 8 is a block diagram showing a system for analyzing 
the output of the resonant circuit of FIG. 1 to ascertain the 
existence of and type of defect in an interconnect using a 
computer system; and 
FIG. 9 is a flow chart showing the operating logic 
executed by the computer system of FIG. 8. 
DETAILED DESCRIPTION OF THE 
PREFERRED EMBODIMENT 
Turning to FIG. 1, shown is a circuit 100 for detecting a 
defective interconnect in a multi-chip module (MCM). The 
circuit 100 includes a radio frequency (RF) resonator 103 
which is electrically coupled to a probe 106. The RF 
resonator 103 features a parallel resonant circuit 109 with an 
inductance L, a capacitance C, and a resistance R. Note that 
a series resonant circuit may be employed in place of the 
FIGS. 4B-4E may occur during the manufacturing of a 
multi-chip module. 
Turning to FIG. 5, shown is a graph of the frequency 
55 responses of the circuit 100 (FIG. 1) with the probe 106 
(FIG. 1) in electrical contact with interconnects 123 (FIG. 1) 
with or without various defects. The graph shows four 
different peaks. Starting from the left, the first is a short peak 
163, the second is a defect free peak 166, the third is an open 
60 defect peak 169, and the fourth is a freestanding probe peak 
173. It should be noted that these peaks are not produced 
concurrently, but exist individually depending on the fre-
quency response of the circuit 100 during the various states 
of operation. The explanation of each of these peaks begins 
65 with the freestanding probe peak 173 which is the frequency 
response of the circuit 100, particularly the resonant circuit 
109, when the probe 106 is not in electrical contact with an 
6,111,414 
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interconnect 123 and is freestanding. The freestanding probe 
center frequency wPROBE is the resonant frequency of the 
circuit 100 in this state. 
6 
interconnects 123 are the same as the interconnect measured 
to obtain the test frequency WrEsr, then the resonant fre-
quency of the RF resonator 103 should experience a shift 
that places the center frequency at or very close to the The defect free peak 166 is the frequency response of the 
circuit 100 when the probe 106 is applied to an interconnect 
123 which is free of defects. In a sense, when the probe 106 
is applied to the interconnect 123 free of defects, the 
resonant circuit 109 (FIG. 1) is modulated by the frequency 
response of the equivalent inductance LE (FIG. 3), equiva-
lent resistance RE (FIG. 3), and equivalent capacitance CE 
(FIG. 3) of the defect free interconnect 123 resulting in a 
resonant frequency of the circuit 100 that is shifted down by 
S1 and centered at a reference frequency wREF with a 
magnitude of MR. The reference frequency wREF is impor-
tant due to its use in further measurements as will be 
discussed. 
5 reference frequency wREF with a similar magnitude. 1 5 
However, if defects exist in the later interconnect 123 tested, 
the resonant frequency of the RF resonator 103 is not shifted 
down to the reference frequency wREF and generally, the 
magnitude of the response at this resonant frequency is not 
10 the same as the magnitude MR at the reference frequency 
wREF of the defect free peak 166. Rather, the resonant 
frequency experiences a frequency shift that is slightly less 
than or greater than the frequency shift which results in 
resonance at the reference frequency wREF with a different 
15 magnitude due to the different loading of the resonant circuit 109 (FIG. 3) by the addition of the defective interconnect 
123 into the circuit. 
The open defect peak 169 is centered at the open center 
frequency WoPEN with a magnitude M0 and is the frequency 
response of the circuit 100 when the probe 106 is applied to 
an interconnect 123 with an open 153 (FIG. 4B) or near open 20 
154 (FIG. 4C). When the probe 106 is applied to an 
interconnect 123 with an open 153 or near open 154, the 
resonant circuit 109 (FIG. 1) is altered by the equivalent 
circuit 151 presented by the interconnect 123 resulting in a 
resonant frequency that is shifted down by S2 . Generally, the 
25 
frequency shift of S2 is less than S1 as will be discussed. 
The short peak 163 is centered at the short center fre-
quency WsHoRr with a magnitude M 5 and is the frequency 
response of the circuit 100 when the probe 106 is applied to 30 
an interconnect 123 with a near short 156 (FIG. 4D) or a 
short 159 (FIG. 4E). When the probe 106 is applied to an 
interconnect 123 with an near short 156 or a short 159, the 
resonant circuit 109 (FIG. 1) is altered by the equivalent 
circuit 151 presented by the interconnect 123 resulting in a 35 
resonant frequency that is shifted down by S3 . The shift S3 
is generally greater than the shift S1 as will be discussed. 
As previously stated, the quality factor of the RF resona-
tor 103 is chosen so that the peak at the resonant frequency 
is both steep and narrow. This means a very small shift in 40 
either the positive or negative direction along the frequency 
axis results in a measurable corresponding change in the 
magnitude as measured at a fixed test frequency wTEsr· To 
explain further, according to the present invention, first a 
reference frequency wREF is established by applying the 45 
probe 106 to an interconnect 123 that is free of defects and 
then determining the center frequency of the resulting peak. 
The reference frequency wREF may also be calculated math-
ematically using a transfer function of the total system. Once 
the reference frequency wREF is established, a test frequency 50 
WrEsr is determined by choosing a frequency close to the 
reference frequency wREF" Ideally, the reference frequency 
wREF should be used as the test frequency WrEsr, however, 
this is impractical as it is a pole frequency. The test fre-
quency WrEsr may be, for example, a point on the resulting 55 
peak centered at the reference frequency wREF that is 3 
decibels down from the peak magnitude at the reference 
frequency wREF" Of primary importance is that the test 
frequency WrEsr be located generally close to the reference 
frequency wREF for future measurement, rather than pin- 60 
pointing the precise value of the test frequency WTEsr· 
Another concern is to find a frequency for the test frequency 
WrEsr that is easily measured. 
Once the test frequency WrEsr is established, the same 
interconnect 123 from which the test frequency WrEsr is 65 
derived is tested in different multi-chip modules by the 
application of the probe 106. Given that the later tested 
The present invention facilitates the detection of the 
slightly lesser or greater frequency shift and a different peak 
magnitude resulting from the application of the probe 106 to 
a defective interconnect 123 by specifying the quality factor 
of the resonant circuit 109 of the RF resonator 103 in a 
particular manner. To explain further, the quality factor of 
the resonant circuit 109 is specified so that when the 
magnitude of the output V our of the circuit 100 when the 
probe 106 is applied to a defective interconnect 123 is 
measured at the test frequency WrEsr, a measurable differ-
ence in the magnitude as compared with MR results. It is 
advantageous that this result occurs even if the resonant 
frequency and magnitude of the circuit 100, as applied to the 
defective interconnect, differs from the test frequency WrEsr 
and magnitude MR by a relatively small amount. 
Take for example, as shown in FIG. 5, the case where an 
interconnect 123 with an open 153 is tested resulting in a 
shift of the resonant frequency of the RF resonator 103 
similar to S2 . Note that even though the open center fre-
quency w0 PEN differs from the reference frequency wREF by 
a small amount Z, the magnitude M1 measured at the test 
frequency WrEsr of the frequency response differs from the 
reference magnitude MR by a great amount due to the 
dramatic slope of the side 139 (FIG. 2) of the peak as 
previously discussed. Similarly, the magnitude M2 of the 
short peak 163 as measured at the test frequency WrEsr is 
much lower than the magnitude MR even though the short 
center frequency WsHoRr is only slightly less than the test 
frequency wTEsr 
Thus, according to the present invention, a benchmark for 
the quality factor of the resonant circuit 109 is that it should 
be sufficiently great that it results in a peak with slopes that 
are steep enough so that a shift in the resonant frequency of 
the resonant circuit 109 and the resulting change in the 
magnitude of the frequency response due to the application 
of the probe 106 to a defective interconnect 123 results in a 
measurable difference in magnitude of the frequency 
response at the test frequency WrEsr as compared to the 
reference magnitude MR. A desirable quality factor is one 
that is easily achievable given physical limitations of reso-
nant circuits that allows the such defect detection. 
According to the present invention then, using a resonant 
circuit 109 with a sufficient quality factor allows the detec-
tion of a defective interconnect 123 by comparing the 
magnitude of the frequency response of the circuit 100 at the 
test frequency WrEsr with a predetermined magnitude 
threshold Mr. A defective interconnect 123 exists when, 
upon application of the probe 106 to the interconnect, the 
magnitude at the test frequency WrEsr is lower than a 
predetermined magnitude threshold Mr. Additionally, one 
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frequency WsHoRT or WoPEN of the resonant circuit 109 
when the probe 106 is applied to a defective interconnect 
123 and comparing the resonant frequency WsHoRT or Co 
OPEN with the reference frequency wREF" Rather than 
might subtract the magnitude of the frequency response 
from the magnitude MR to establish a magnitude differential. 
The magnitude differential can then be compared to a 
predetermined differential threshold to determine whether 
the interconnect 123 being tested is defective. 
In addition to the determination of whether a defect exists 
in an interconnect 123, an advantage of the present invention 
is a greater defect resolution. The defect resolution allows 
the severity of a defect to be determined above the threshold 
of noise and general process variations. The severity of a 
defect refers to, for example, how narrow a near-open defect 
(FIG. 4C) may be or the proximity of a near short (FIG. 4D). 
Also, the location of such defects on the interconnect 123 
will effect the frequency and phase response. The magnitude 
of the frequency response measured at the test frequency 
wTEST of particular defects can be measured or calculated 
and stored in a lookup table. The frequency response of later 
measured interconnects 123 can be compared to and 
matched with the frequency responses stored in the lookup 
table to determine the severity of the defect if any. With the 
severity of the defect known, a reliable decision may be 
made whether to repair the defect. 
5 examining the phase of the resonant circuit 109 when the 
probe 106 is applied to an interconnect 123, the actual 
placement of the resonant frequency relative to the reference 
frequency wREF is examined. If the resonant frequency falls 
to the left of the reference frequency wREF, then the defect 
10 is a short 159 or near short 156. If the resonant frequency 
falls to the right of the reference frequency wREF, then the 
defect is an open 153 or near open 154. 
Referring next to FIG. 7, shown is the circuit 100 with the 
output V oUT being sent to a system 193. The system 193 
15 receives V oUT and determines whether a defect exists and, 
what type of defect exists as previously discussed with 
respect to FIG. 6. The system 193 may be a simple circuit 
which compares V oUT to a predetermined voltage threshold 
when the probe 106 is applied to the interconnect 123 to 
20 determine whether a defect exists. Such a circuit could be 
Once the presence of a defect is determined as discussed 
above, it may be desirable to determine the defect type. The 
present invention advantageously provides a simple 25 
approach for determining the precise type of defect present, 
whether it be an open 153 (FIG. 4B), near open 154 (FIG. 
4C), short 159 (FIG. 4E), or near short 156 (FIG. 4D). 
Turning then, to FIG. 6, shown is the phase response of the 
resonant circuit 109 (FIG. 1) with the probe 106 (FIG. 1) in 30 
various states of contact with interconnects 123 (FIG. 1) 
having specific types of defects. In particular, shown are a 
short phase response 176, a reference phase response 179, 
and an open phase response 183. Note that the phase 
responses 176, 179, and 183 have a sharp 180° transition at 35 
the resonant frequencies WsHoRT, wREP and WoPEN· 
According to the present invention, a first phase test 
frequency Wn and a second phase test frequency w72 are 
defined on either side of the reference frequency wREF" The 
first and second phase test frequencies frequency Wn and 40 
w72 define a phase test window W. When the reference phase 
response 179 is measured at the first phase test frequency 
Wn. the phase is negative. Conversely, when the reference 
phase response 179 is measured at the second phase test 
frequency wT2 , the phase is positive. This is because the 45 
180° transition falls between the first and second phase test 
frequencies Wn and w72 . In the case of the short phase 
response 176, the phase is positive at both the first and 
second phase test frequencies Wn and w72. The open phase 
response 183 is negative at both the first and second phase 50 
test frequencies Wn and w72. 
described as a go-nogo test. 
The system 193 may also entail the use of a phase locked 
loop which zeros in on the resonant frequency of the 
resonant circuit when the probe 106 is applied to the 
interconnect 123. The frequency of the output of the phase 
locked loop is compared to the reference frequency wREF 
and the existence of any defect, as well as the defect type are 
determined in the manner described above. Note that the 
system 193 may entail the use of a network analyzer or 
impedance analyzer as well. 
Turning to FIG. 8, shown is a computer system 200 which 
is employed to detect the existence and type of defect in the 
interconnect 123 from the output V oUT· The computer 
system 200 includes a computer 203. The computer 203 
comprises a processor 206, a memory 209, and a signal 
interface 213. The processor 206, memory 209, and signal 
interface 213 are all electrically coupled to a common data 
bus 216. During operation, the processor 206 executes the 
operating logic 219 stored in the memory 209. The output 
V oUT is electrically coupled to the computer system 200 
through the signal interface 213. 
Referring, finally, to FIG. 9, shown is a flow chart 
detailing the operating logic 219 (FIG. 8) stored in the 
memory 209 (FIG. 8). The operating logic begins in block 
250 where values for the test frequency wTEST (FIG. 5) 
frequency response magnitude threshold, and the first or 
second phase test frequencies Wn and w72 (FIG. 6) are 
preset. Both the test frequency and frequency response 
magnitude threshold may be determined by calculation or by 
testing an interconnect 123 (FIG. 1) free of defects as 
outlined above. The first and second phase test frequencies 
Wn and w72 are determined based on the test frequency 
wTEST, depending on how wide the phase test window W 
(FIG. 6) is set. Next, in block 253, when the probe 106 (FIG. 
1) is applied to an interconnect 123 to be tested, the 
magnitude of the frequency response is acquired at the test 
frequency. In block 256, the magnitude of the frequency 
response is measured against the preset magnitude threshold 
to determine if a defect exists as discussed previously. If it 
is determined that a defect does not exist, then the test 
reverts to the end and the system is readied to test another 
interconnect. If it is determined that a defect does exist, then 
the operating logic 219 progresses to block 259 where the 
magnitude of the phase response at the first and second 
The foregoing provides a ready approach to determine the 
type of defect that exists in an interconnect. In order to 
determine the type of defect in an interconnect, the probe 
106 (FIG. 1) is applied to the defective interconnect 123 and 55 
the phase response of the circuit 100 (FIG. 1) is measured at 
both the first and second phase test frequencies Wn and w72 . 
Where the phase response is negative at both the first and 
second phase test frequencies Wn and wT2 , the defect is an 
open 153 or near open 154. Where the phase response is 60 
positive at both the first and second phase test frequencies 
Wn and w72 the defect is a short 159 or near short 156. In 
this manner, the type of defect which exists can be deter-
mined and a decision made as to whether to attempt to fix the 
flaw. 65 phase test frequencies Wn and w72 is determined to ascer-
tain the type of defect. In block 263, the type of defect is 
determined from the magnitudes of the phase response at the 
Another method of determining the type of defect that 
exists simply involves the steps of determining the resonant 
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logic to compare the magnitude of the output of the 
resonant circuit with a predetermined magnitude 
threshold. 
first and second phase test frequencies Wn and w72. In 
particular, if both the first and second phase test frequencies 
Wn and w72 are negative, then the defect is an open 153 
(FIG. 4B) or near open 154 (FIG. 4C). If both the first and 
second phase test frequencies Wn and w72 are positive, then 
the defect is a near short 156 (FIG. 4D) or a short 159 (FIG. 
4E) as previously discussed. 
9. The circuit of claim 8, wherein the logic to determine 
5 a type of defect in the interconnect further comprises: 
logic to acquire a first measurement of a phase response 
of the resonant circuit at a first frequency; 
Many variations and modifications may be made to the 
embodiments of the invention discussed above without 
logic to acquire a second measurement of the phase 
response of the resonant circuit at a second frequency; 
and 
logic to determine the type of defect in the interconnect 
based upon the first and second measurements. 
departing from the spirit and principles of the invention. All 10 
such modifications and variations are intended to be 
included herein within the scope of the present invention, as 
defined by the following claims. 
What is claimed is: 
10. A circuit for generating an output signal used to detect 
a defect in an interconnect in a multi-chip module (MCM), 
1. A circuit for generating an output signal used to detect 15 comprising: 
a defect in an interconnect in a multi-chip module (MCM), a resonant circuit having a predetermined resonant fre-
comprising: 
a resonant circuit having a predetermined resonant fre-
quency; 
20 
a probe attached to an output of the resonant circuit, the 
probe being configured to be applied to an interconnect 
for testing; and 
wherein the resonant circuit has a quality factor of suffi-
cient magnitude to create a measurable difference 25 
between a magnitude of the output of the resonant 
circuit at a predetermined reference frequency when the 
probe is applied to a defective interconnect, and the 
magnitude of the output of the resonant circuit at the 
predetermined reference frequency when the probe is 30 
applied to a defect free interconnect. 
2. The circuit of claim 1, wherein the resonant circuit 
further comprises: 
quency; 
a probe attached to an output of the resonant circuit, the 
probe being configured to be applied to an interconnect 
for testing; and 
wherein the resonant circuit has a quality factor of a 
sufficient magnitude to create a measurable difference 
between a phase response of the resonant circuit at a 
predetermined reference frequency when the probe is 
applied to a defective interconnect, and the phase 
response of the resonant circuit at the predetermined 
reference frequency when the probe is applied to a 
defect free interconnect. 
11. The circuit of claim 10, further comprising a circuit 
electrically coupled to the output of the resonant circuit, the 
circuit being configured to determine a type of defect in the 
interconnect. 
a parallel circuit having a resistor, a capacitor, and an 
inductor; and 
12. The circuit of claim 10, wherein the resonant circuit 
35 further comprises: 
a power source electrically coupled to the parallel circuit. 
3. The circuit of claim 1, wherein the resonant circuit 
further comprises: 
a series circuit having a resistor, a capacitor, and an 
inductor; and 40 
a power source electrically coupled to the series circuit. 
4. The circuit of claim 1, further comprising a phase 
locked loop electrically coupled to the output of the resonant 
circuit. 
5. The circuit of claim 1, further comprising a circuit 
electrically coupled to the output of the resonant circuit, the 
circuit being configured to compare the output of the reso-
nant circuit with a predetermined threshold when the probe 
is applied to the interconnect to detect a defect therein. 
6. The circuit of claim 1, further comprising: 
a processor circuit electrically coupled to the output of the 
resonant circuit, the processor circuit comprising a 
processor and a memory; and 
45 
50 
operating logic stored in the memory and executable by 55 
the processor, the operating logic comprising logic to 
determine an existence of a defect in the interconnect. 
7. The circuit of claim 6, wherein the operating logic 
further comprises logic to determine a type of defect in the 
interconnect. 
8. The circuit of claim 6, wherein the logic to determine 
an existence of a defect in the interconnect further com-
prises: 
60 
logic to acquire the magnitude of the output of the 
resonant circuit at the predetermined reference fre- 65 
quency when the probe is applied to the interconnect; 
and 
a parallel circuit having a resistor, a capacitor, and an 
inductor; and 
a power source electrically coupled to the parallel circuit. 
13. The circuit of claim 10, wherein the resonant circuit 
further comprises: 
a series circuit having a resistor, a capacitor, and an 
inductor; and 
a power source electrically coupled to the series circuit. 
14. The circuit of claim 10, further comprising: 
a processor circuit electrically coupled to the output of the 
resonant circuit, the processor circuit comprising a 
processor and a memory; and 
operating logic stored in the memory and executable by 
the processor, the operating logic comprising logic to 
determine a type of defect in the interconnect. 
15. The circuit of claim 14, wherein the logic to determine 
a type of defect in the interconnect further comprises: 
logic to acquire a first measurement of the phase response 
of the resonant circuit at a first frequency; 
logic to acquire a second measurement of the phase 
response of the resonant circuit at a second frequency; 
and 
logic to determine a type of defect in the interconnect 
based upon the first and second measurements. 
16. A system for detecting a defect in an interconnect in 
a multi-chip module, comprising: 
means for generating a test signal having a resonant 
frequency, the test signal to be applied to an intercon-
nect to test for defects; 
means for establishing a reference frequency response 
corresponding to a frequency response of a reference 
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resonant circuit obtained by electrically coupling the 
resonant circuit to a defect free interconnect; 
means for electrically coupling the resonant circuit to an 
interconnect to be tested for defects creating an altered 
resonant circuit having an altered frequency response; 
and 
means for comparing the altered frequency response with 
the reference frequency response to determine the 
existence of a defect in the interconnect. 
17. The system of claim 16, further comprising means for 
determining the type of defect in the interconnect by com-
paring the altered frequency response with the reference 
frequency response. 
18. A method for detecting a defect in an interconnect in 
a multi-chip module (MCM), comprising the steps of: 
generating a test signal in a resonant circuit, the test signal 
to be applied to an interconnect to test for a defect; 
determining a reference frequency response correspond-
ing to a frequency response of a reference resonant 
circuit obtained by electrically coupling the resonant 
circuit to a defect free interconnect; 
electrically coupling the resonant circuit to the intercon-
nect to be tested for the defect creating an altered 
resonant circuit having an altered frequency response; 
and 
determining an existence of the defect in the interconnect 
by comparing the altered frequency response with the 
reference frequency response. 
12 
ence frequency response with a magnitude of the altered 
frequency response at a predetermined reference frequency. 
21. The method of claim 18, wherein the step of deter-
mining an existence of a defect in the interconnect corn-
s prises the step of comparing a resonant frequency of the 
reference resonant circuit with a resonant frequency of the 
altered resonant circuit. 
22. The method of claim 18, further comprising the step 
of determining a type of defect in the interconnect by 
10 comparing a phase response of the reference resonant circuit 
with a phase response of the altered resonant circuit at a 
predetermined reference frequency. 
23. The method of claim 18, further comprising the step 
of determining a type of defect in the interconnect by 
15 examining a difference between a resonant frequency of the 
reference resonant circuit and a resonant frequency of the 
altered resonant circuit. 
24. The method of claim 18, wherein the step of gener-
ating a test signal in a resonant circuit further comprises 
20 generating the test signal in a resonant circuit having a 
sufficiently high quality factor, wherein the defect in the 
interconnect results in a detectable difference between a 
magnitude of the altered frequency response and a magni-
tude of the reference frequency response at a predetermined 
25 reference frequency. 
19. The method of claim 18, further comprising the step 30 
of determining a type of defect in the interconnect by 
comparing the altered frequency response with the reference 
frequency response. 
25. The method of claim 18, wherein the step of deter-
mining a reference frequency response of the resonant 
circuit further comprises the step of creating the reference 
resonant circuit by applying the test signal to a defect free 
interconnect. 
26. The method of claim 18, wherein the step of deter-
mining a reference frequency response of the resonant 
circuit further comprises the step of calculating the reference 
frequency response of the reference resonant circuit. 20. The method of claim 18, wherein the step of deter-
mining an existence of a defect in the interconnect further 35 
comprises the step of comparing a magnitude of the refer-
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